

2827.

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Akihiko EBINA et al. Group Art Unit: 2829

Application No.: 10/052,255 Examiner: S. Geyer

Filed: January 23, 2002 Docket No.: 111778

For: METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT

DEVICE INCLUDING NONVOLATILE SEMICONDUCTOR MEMORY DEVICES

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 CFR §1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. Unless otherwise indicated herein, one copy of each reference is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

- 1. This Information Disclosure Statement is being filed (a) within three months of the U.S. filing date of this non-CPA application, OR (b) before the mailing date of a first Office Action on the merits in the present application. No certification or fee is required.
- 2. Each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart application, and this communication was not received by any individual designated in §1.56(c) more than thirty days prior to the filing of this Information Disclosure Statement.

3. English-language Abstracts of the non-English language references are attached hereto.

Respectfully submitted,

James A. Oliff

Registration No. 27,075

Jeffery M. Lillywhite Registration No. 53,220

JAO:JML/vgp

Date: July 29, 2003

OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320 Telephone: (703) 836-6400 DEPOSIT ACCOUNT USE
AUTHORIZATION
Please grant any extension

necessary for entry; Charge any fee due to our Deposit Account No. 15-0461



Sheet 1 of 1

Form PTO-1449 (REV. 8-83)	US Dept. of Commerc PATENT & TRADEMARK OFFICE	e E	ATTY DO	OCKET NO.	APPLICATION NO. 10/052,255				
INFORMATION DISCLOSURE STATEMENT									
(Use several sheets if necessary)			APPLICANT(S) Akihiko EBINA et al.						
				DATE 3, 2002	GROUP 2829				
	U.S.	PATE	ENT DOCU	MENTS					
EXAMINER INITIAL	DOCUMENT NUMBER	I	DATE	NAME	E	C	CLASS	SUB CLASS	
	5,408,115	04/18/1995		Chang					
	2003/0053345 A1	03/20/2003		Moriya et al.				_	
	5,891,775			Hisamune					
									
<u></u>						_			
FOREIGN PATENT DOCUMENTS									
	DOCUMENT NUMBER	DATE		COUNTRY		(CLASS	SUB CLASS	
	JP 05-326976 (w/Abstract)	10/1993		Japan					
						+			
<u> </u>									
	OTHER DOCUMENTS (In	cludin	g Author,	Title, Date, Pertinent Page	s, etc.)		1		
	European Search Report (EPC Application No. 02002105.1), dated July 11, 2003.								
i		Hayashi et al. "Twin Monos Cell With Dual Control Gates", 2000 Symposium on VLSI Technology, Digest of Technical Papers, June 13, 2000, pages 122-123.							
EXAMINER					DATE CONSIDERED				
	nitial if citation considered, whether or not considered, belong convergence					ne throu	ıgh citati	on if not in	

Date: July 29, 2003